Journal of Applied Science and Engineering

Published by Tamkang University Press


Impact Factor



Kalagotla ChenchireddyThis email address is being protected from spambots. You need JavaScript enabled to view it. and V Jegathesan

Department of Electrical and Electronics Engineering, Karunya Institute of Technology and Sciences, Coimbatore,Tamil Nadu, 641114 India



Received: March 28, 2023
Accepted: October 12, 2023
Publication Date: November 16, 2023

 Copyright The Author(s). This is an open access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are cited.

Download Citation: ||  

In this article is used to demonstrate of sliding mode controller (SMC) for a multilevel inverter based distributed static compensator (DSTATCOM)for compensation of current harmonics related power quality issues and dc side capacitor voltage balancing of cascaded H-bridge multilevel inverter (CHBMLI). The nonlinear sliding mode controller is developed for the dc link voltage and current control of CHBMLI based DSTATCOM using feedback linearization method. The use of SMC algorithm for DSTATCOMDC link voltage regulating offers several benefits such as decrease in switching ripple in dc side voltage and the constant DC capacitor voltage during dynamic conditions. The algorithm of SMC is realized on a DSTATCOM based on cascaded H-bridge multilevel inverter feeding three phase loads. The presentation of characteristics of DSTATCOM with the proposed dc link voltage balancing strategy is establish adequate for voltage balancing and elimination of power quality problems like harmonics current. Further, performance of SMC with improved voltage balancing algorithm is compared with PI controller using improved voltage balancing scheme of the DSTATCOM. The performance characteristics are validated with real-time study and SMC with improved voltage balancing scheme exhibits improved transient and steady state response of the DSTATCOM.

Keywords: DSTATCOM; SMC; Power quality; Cascaded h-bridge multilevel inverter

  1. [1] M. Rawa, M. D. Siddique, S. Mekhilef, N. Mohamed Shah, H. Bassi, M. Seyedmahmoudian, B. Horan, and A. Stojcevski, (2020) “Dual input switched-capacitorbased single-phase hybrid boost multilevel inverter topology with reduced number of components" IET Power Electronics 13(4): 881–891. DOI: 10.1049/iet-pel.2019.0826.
  2. [2] Y. Hinago and H. Koizumi, (2009) “A single-phase multilevel inverter using switched series/parallel dc voltage sources" IEEE transactions on industrial electronics 57(8): 2643–2650. DOI: 10.1109/TIE.2009.2030204.
  3. [3] M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, (2019) “Optimal design of a new cascaded multilevel inverter topology with reduced switch count" IEEE Access 7: 24498–24510. DOI: 10.1109/ACCESS.2019.2890872.
  4. [4] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, M. Tayyab, and M. K. Ansari, (2019) “Low switching frequency based asymmetrical multilevel inverter topology with reduced switch count" IEEE Access 7: 86374–86383. DOI: 10.1109/ACCESS.2019.2925277.
  5. [5] C. Dhanamjayulu, G. Arunkumar, B. Jaganatha Pandian, and S. Padmanaban, (2020) “Design and implementation of a novel asymmetrical multilevel inverter optimal hardware components" International Transactions on Electrical Energy Systems 30(2): e12201. DOI: 10.1002/2050-7038.12201.
  6. [6] M. Saeedian, J. Adabi, and S. M. Hosseini, (2017) “Cascaded multilevel inverter based on symmetric– asymmetric DC sources with reduced number of components" IET Power Electronics 10(12): 1468–1478. DOI: 10.1049/iet-pel.2017.0039.
  7. [7] M. Jayabalan, B. Jeevarathinam, and T. Sandirasegarane, (2017) “Reduced switch count pulse width modulated multilevel inverter" IET Power Electronics 10(1): 10–17. DOI: 10.1049/iet-pel.2015.0720.
  8. [8] M. Farhadi Kangarlu and E. Babaei, (2013) “Crossswitched multilevel inverter: an innovative topology" IET power electronics 6(4): 642–651. DOI: 10.1049/ietpel.2012.0265.
  9. [9] A. Moharana and P. Dash, (2010) “Input-output linearization and robust sliding-mode controller for the VSC-HVDC transmission link" IEEE Transactions on Power Delivery 25(3): 1952–1961. DOI: 10.1109/TPWRD.2010.2042469.
  10. [10] B. Xiao, L. Hang, J. Mei, C. Riley, L. M. Tolbert, and B. Ozpineci, (2014) “Modular cascaded H-bridge multilevel PV inverter with distributed MPPT for grid-connected applications" IEEE transactions on industry applications 51(2): 1722–1731. DOI: 10.1109/TIA.2014.2354396.
  11. [11] L. Ben-Brahim, A. Gastli, M. Trabelsi, K. A. Ghazi, M. Houchati, and H. Abu-Rub, (2016) “Modular multilevel converter circulating current reduction using model predictive control" IEEE Transactions on Industrial Electronics 63(6): 3857–3866. DOI: 10.1109/TIE.2016.2519320.
  12. [12] A. Inoue, M. Deng, K. Matsuda, and B. Bandyopadhyay. “Design of a robust sliding mode controller using multirate output feedback”. In: 2007 IEEE International Conference on Control Applications. IEEE. 2007, 200–203. DOI: 10.1109/CCA.2007.4389230.
  13. [13] D. Suresh and S. P. Singh, (2016) “Type-2 fuzzy logic controlled three-level shunt active power filter for power quality improvement" Electric Power Components and Systems 44(8): 873–882. DOI: 10.1080/15325008.2016.1138158.
  14. [14] K. Chenchireddy, V. Jegathesan, et al., (2023) “ANFIS Based Reduce Device Count DSTATCOM" Journal of Applied Science and Engineering 26(11): 1657–1666. DOI: 10.6180/jase.202311_26(11).0014.
  15. [15] S. Saetieo, R. Devaraj, and D. A. Torrey, (1995) “The design and implementation of a three-phase active power filter based on sliding mode control" IEEE transactions on Industry Applications 31(5): 993–1000. DOI: 10.1109/28.464511.
  16. [16] B. Singh, K. Kant, and S. R. Arya, (2015) “Notch filterbased fundamental frequency component extraction to control distribution static compensator for mitigating currentrelated power quality problems" IET power Electronics 8(9): 1758–1766. DOI: 10.1049/iet-pel.2014.0486.
  17. [17] B. Singh and J. Solanki, (2009) “A comparison of control algorithms for DSTATCOM" IEEE transactions on Industrial Electronics 56(7): 2738–2745. DOI: 10.1109/TIE.2009.2021596.
  18. [18] V. C. Sekhar, K. Kant, and B. Singh, (2016) “DSTATCOM supported induction generator for improving power quality" IET renewable power generation 10(4): 495– 503. DOI: 10.1049/iet-rpg.2015.0200.
  19. [19] A. Zorig, M. Belkheiri, S. Barkat, A. Rabhi, and F. Blaabjerg, (2018) “Sliding mode control and modified SVM for suppressing circulating currents in parallelconnected inverters" Electric Power Components and Systems 46(9): 1061–1071. DOI: 10.1080/15325008.2018.1466215.
  20. [20] S. R. Arya, R. Niwas, K. K. Bhalla, B. Singh, A. Chandra, and K. Al-Haddad, (2015) “Power quality improvement in isolated distributed power generating system using DSTATCOM" IEEE Transactions on Industry Applications 51(6): 4766–4774. DOI: 10.1109/TIA.2015.2451093.
  21. [21] A. Moharana and P. Dash, (2010) “Input-output linearization and robust sliding-mode controller for the VSC-HVDC transmission link" IEEE Transactions on Power Delivery 25(3): 1952–1961. DOI: 10.1109/TPWRD.2010.2042469.
  22. [22] P. Sekhar and S. Mishra, (2014) “Sliding mode based feedback linearizing controller for grid connected multiple fuel cells scenario" International journal of electrical power & energy systems 60: 190–202. DOI: 10.1016/j.ijepes.2014.02.007.
  23. [23] C. I. Odeh, (2014) “A cascaded multi-level inverter topology with improved modulation scheme" Electric Power Components and Systems 42(7): 768–777. DOI: 10.1080/15325008.2014.890974.