Improved Sense Amplifier Based Flip Flop Design For Low Power And High Data Activity Circuits

Owais Ahmad Shah; Geeta Nijhawan; Imran Ahmed Khan

doi:10.6180/jase.202307_26(7).0015

Improved Sense Amplifier Based Flip Flop Design For Low Power And High Data Activity Circuits

Owais Ahmad Shah This email address is being protected from spambots. You need JavaScript enabled to view it.¹, Geeta Nijhawan¹, and Imran Ahmed Khan²

¹Manav Rachna International Institute of Research and Studies, Faridabad, India
²Jamia Millia Islamia, New Delhi, India

Received: June 7, 2022
Accepted: August 28, 2022
Publication Date: October 21, 2022

Copyright The Author(s). This is an open access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are cited.

Download Citation: ||https://doi.org/10.6180/jase.202307_26(7).0015

ABSTRACT

An improved power efficient sense amplifier based flip flop is presented which overcomes the issues like glitches at low voltages, speed degradations and power consumptions at higher data activities when compared with previous available sense amplifier Flip Flop (FF) designs. The proposed design uses a detection signal in the sensing stage and a modified single ended latch in the latching stage. An extensive and quantitative comparison between the proposed design and the previously available designs were carried out in 32 nm CMOS technology on T-SPICE. Results showed that the power consumption of the proposed design at nominal voltage is reduced by 14% and at maximum voltage of 1.1 volts by 10%, the overall reduction of 8.3% in Power Delay Product (PDP) is observed at nominal voltage. At frequency of 100 MHz the power consumption is reduced by 15%. In terms of data activities, the power at 100% activity is reduced by 14.2%, at 75% activity by nearly 12%. A 3-bit counter is implemented as an application of the proposed design; power analysis on counter verified the claims that the proposed design is a viable option for low power applications.

Keywords: CMOS digital circuit, low power design, high data activity, single ended flip flop, counter

REFERENCES

[1] S. Paul, V. Honkote, R. G. Kim, T. Majumder, P. A. Aseron, V. Grossnickle, R. Sankman, D. Mallik, T. Wang, S. Vangal, J.W. Tschanz, and V. De, (2017) “A sub-cm3 energy-harvesting stacked wireless sensor node featuring a near-threshold voltage IA-32 microcontroller in 14-nm tri-gate CMOS for always-on always-sensing applications" IEEE Journal of Solid-State Circuits 52(4): 961–971. DOI: 10.1109/jssc.2016.2638465.
[2] J.-F. Lin, M.-H. Sheu, Y.-T. Hwang, C.-S.Wong, and M.-Y. Tsai, (2017) “Low-power 19-transistor true single phase clocking flip-flop design based on Logic Structure Reduction Schemes" IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25(11): 3033–3044. DOI: 10.1109/tvlsi.2017.2729884.
[3] W. N. H. E. and D. M. Harris. CMOS VLSI Design: A circuits and systems perspective. Pearson, 2015.
[4] C. K. Teh, T. Fujita, H. Hara, and M. Hamada, (2011) “A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40NM CMOS" 2011 IEEE International Solid-State Circuits Conference: DOI: 10.1109/isscc.2011.5746344.
[5] A. Karimi, A. Rezai, and M. M. Hajhashemkhani, (2019) “Ultra-low power pulse-triggered CNTFET-based flip-flop" IEEE Transactions on Nanotechnology 18: 756–761. DOI: 10.1109/tnano.2019.2929233.
[6] K. Yamada, H. Maruoka, J. Furuta, and K. Kobayashi, (2018) “Radiation-hardened flip-flops with low-delay overhead using PMOS pass-transistors to suppress set pulses in a 65-nm FDSOI process" IEEE Transactions on Nuclear Science 65(8): 1814–1822. DOI: 10.1109/tns.2018.2826726.
[7] B. Nikolic, V. Oklobdzija, V. Stojanovic, W. Jia, J. K.-S. Chiu, and M. Ming-Tak Leung, (2000) “Improved senseamplifier-based flip-flop: Design and measurements" IEEE Journal of Solid-State Circuits 35(6): 876–884. DOI: 10.1109/4.845191.
[8] D. Pan, C. Ma, L. Cheng, and H. Min, (2020) “A highly efficient conditional feedthrough pulsed flip-flop for high-speed applications" IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28(1): 243–251. DOI: 10.1109/tvlsi.2019.2934899.
[9] K. Ali, F. Li, S. Y. Lua, and C.-H. Heng, (2018) “Energyand Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture" IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26(4): 630–638. DOI: 10.1109/TVLSI.2017.2787664.
[10] I. A. Khan and M. T. Beg, (2019) “Power efficient design of semi-dynamic master-slave single-edge triggered flipflop" International Journal on Electrical Engineering and Informatics 11(2): 252–262. DOI: 10.15676/ijeei.2019.11.2.2.
[11] J. Shen, L. Geng, and F. Zhang, (2017) “Dynamic current mode logic based flip-flop design for robust and lowpower security integrated circuits" Electronics Letters 53(18): 1236–1238. DOI: 10.1049/el.2017.2415.
[12] R. Murugasami and U. Ragupathy, (2019) “Design and comparative analysis of D-flip-flop using conditional pass transistor logic for high-performance with low-power systems" Microprocessors and Microsystems 68: 92–101. DOI: 10.1016/j.micpro.2019.05.004.
[13] Y. Lee, G. Shin, and Y. Lee, (2020) “A fully static truesingle-phase-clocked dual-edge-triggered flip-flop for nearthreshold voltage operation in IOT applications" IEEE Access 8: 40232–40245. DOI: 10.1109/access.2020.2976773.
[14] R. Islam, (2019) “Low-power highly reliable set-induced dual-node upset-hardened latch and flip-flop" Canadian Journal of Electrical and Computer Engineering 42(2): 93–101. DOI: 10.1109/cjece.2019.2895047.
[15] G. Scotti, A. Trifiletti, and G. Palumbo, (2020) “A novel 0.5 V MCML D-flip-flop topology exploiting forward body bias threshold lowering" IEEE Transactions on Circuits and Systems II: Express Briefs 67(3): 560–564. DOI: 10.1109/tcsii.2019.2919186.
[16] D. Jeon, M. Seok, C. Chakrabarti, D. Blaauw, and D. Sylvester, (2012) “A super-pipelined energy efficient subthreshold 240 ms/s FFT core in 65 nm CMOS" IEEE Journal of Solid-State Circuits 47(1): 23–34. DOI: 10.1109/jssc.2011.2169311.
[17] A. Ramaswami Palaniappan and L. Siek, (2018) “Wide-input dynamic range 1 MHz clock ultra-low supply flip-flop" Electronics Letters 54(15): 938–939. DOI:10.1049/el.2018.1134.
[18] J.-F. Lin, Y.-T. Hwang, C.-S. Wong, and M.-H. Sheu, (2015) “Single-ended structure sense-amplifier-based flipflop for low-power systems" Electronics Letters 51(1): 20–21. DOI: 10.1049/el.2014.3922.
[19] J.-C. Kim, Y.-C. Jang, and H.-J. Park, (2000) “CMOS sense amplifier-based flip-flop with two N-C2MOS output latches" Electronics Letters 36(6): 498. DOI: 10.1049/el:20000409.
[20] A. Rubil. Sense Amplifier Based Flip Flop. 2010.
[21] H. Jeong, T. W. Oh, S. C. Song, and S.-O. Jung, (2018) “Sense-amplifier-based flip-flop with transition completion detection for low-voltage operation" IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26(4): 609–620. DOI: 10.1109/tvlsi.2017.2777788.
[22] J. Kil, J. Gu, and C. Kim, (2008) “A high-speed variationtolerant interconnect technique for sub-threshold circuits using capacitive boosting" IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16(4): 456–465. DOI: 10.1109/tvlsi.2007.915455.