An Improved Space Vector PWM for Z- Source Multi-Level Neutral Point Inverter Drive

Suresh Kumar Annam; R. K. Pongiannan; N. Yadaiah

doi:10.6180/jase.202210_25(5).0015

An Improved Space Vector PWM for Z- Source Multi-Level Neutral Point Inverter Drive

Suresh Kumar Annam This email address is being protected from spambots. You need JavaScript enabled to view it.¹, R. K. Pongiannan², and N. Yadaiah³

¹Department of Electrical and Electronics Engineering, Samskruti College Of Engineering and Technology, Hyderabad 501301 India
²Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, Chengalpattu 603203, India
³Department of Electrical and Electronics Engineering, JNTUHCEH, Hyderabad 500085 India

Received: October 16, 2021
Accepted: November 21, 2021
Publication Date: January 17, 2022

Copyright The Author(s). This is an open access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are cited.

Download Citation: ||https://doi.org/10.6180/jase.202210_25(5).0015

ABSTRACT

This paper presents an improved space vector PWM (SVPWM) for Z Source Multi-level inverter, which offers a single–stage power conversion by using single impedance (Z) network to boost its output AC voltage through shoot-through (ST) and non-ST. Nevertheless, the states of ST limit the modulation index and cause a huge ST current in the inverter phase legs. The Z networks are directly responsible for balancing the inductive boosting voltage and output levels. The existing methods use the full ST which occupies the more switching commutations per cycle and it leads to unequal charging and discharging of inductor, causes more harmonics in the output voltage and currents. This work proposes a development of an improved SVPWM technique to balance the charging and discharging of inductors of Z network with DC link capacitors. The proposed method is validated through simulations and experimentally on 2kW prototype through FPGA environment with existing schemes. Its performance has examined with induction motor drive.

Keywords: Z-source inverter, Z- Source Multi-Level Neutral, SVPWM, Induction motor drive

REFERENCES

[1] S. Du, B.Wu, and N. Zargari, (2018) “Common-Mode Voltage Elimination for Variable-Speed Motor Drive Based on Flying-Capacitor Modular Multilevel Converter" IEEE Transactions on Power Electronics 33(7): 5621–5628. DOI: 10.1109/TPEL.2017.2740782.
[2] F. Peng, (2003) “Z-source inverter" IEEE Transactions on Industry Applications 39(2): 504–510. DOI: 10.1109/TIA.2003.808920.
[3] A. Nabae, I. Takahashi, and H. Akagi, (1981) “A New Neutral-Point-Clamped PWM Inverter" IEEE Transactions on Industry Applications IA-17(5): 518–523. DOI: 10.1109/TIA.1981.4503992.
[4] C. Bharatiraja, S. Jeevananthan, and R. Latha, (2014) “FPGA based practical implementation of NPC-MLI with SVPWM for an autonomous operation PV system with capacitor balancing" International Journal of Electrical Power and Energy Systems 61: 489–509. DOI: 10.1016/j.ijepes.2014.03.066.
[5] P. Loh, F. Gao, F. Blaabjerg, S. Feng, and K. Soon, (2007) “Pulsewidth-modulated Z-source neutral-point clamped inverter" IEEE Transactions on Industry Applications 43(5): 1295–1308. DOI: 10.1109/TIA.2007.904422.
[6] F. Effah, P. Wheeler, J. Clare, and A. Watson, (2013) “Space-vector-modulated three-level inverters with a single z-source network" IEEE Transactions on Power Electronics 28(6): 2806–2815. DOI: 10.1109/TPEL.2012.2219627.
[7] P. Madasamy, R. Verma, C. Bharatiraja, J. Barnabas Paul Glady, T. Srihari, J. Munda, and L. Mihet-Popa, (2021) “Hybrid multicarrier random space vector pwm for the mitigation of acoustic noise" Electronics (Switzerland) 10(12): DOI: 10.3390/electronics10121483.
[8] S. Annam, R. Pongiannan, and N. Yadaiah, (2021) “A Hysteresis Space Vector PWM for PV Tied Z-Source NPC-MLI with DC-Link Neutral Point Balancing" IEEE Access 9: 54420–54434. DOI: 10.1109/ACCESS.2021.3068335.
[9] F. Gao, P. Loh, F. Blaabjerg, and D. Vilathgamuwa, (2007) “Dual Z-source inverter with three-level reduced common-mode switching" IEEE Transactions on Industry Applications 43(6): 1597–1608. DOI: 10.1109/TIA.2007.908173.
[10] P. Loh, S. Lim, F. Gao, and F. Blaabjerg, (2007) “Threelevel Z-source inverters using a single LC impedance network" IEEE Transactions on Power Electronics 22(2): 706–711. DOI: 10.1109/TPEL.2007.892433.
[11] P. Loh, F. Gao, and S. Lim, (2009) “Operational Analysis and Modulation Control of Three-Level Z-Source Inverters With Enhanced Output Waveform Quality" IEEE Transactions on Power Electronics 24(7): 1767–1775. DOI: 10.1109/TPEL.2009.2014651.
[12] M. Selvaperumal, D. Kirubakaran, and C. Bharatiraja, (2020) “A hybrid space vector modulation for the near-zero common-mode voltage and common-mode current mitigation in diode-clamped multilevel-inverter-fed induction motor drive" International Transactions on Electrical Energy Systems 30(10): DOI: 10.1002/2050-7038.12535.
[13] F. Effah, P. Wheeler, J. Clare, and A. Watson, (2013) “Space-vector-modulated three-level inverters with a single z-source network" IEEE Transactions on Power Electronics 28(6): 2806–2815. DOI: 10.1109/TPEL.2012.2219627.
[14] Y. Siwakoti, F. Peng, F. Blaabjerg, P. Loh, G. Town, and S. Yang, (2015) “Impedance-source networks for electric power conversion part II: Review of control and modulation techniques" IEEE Transactions on Power Electronics 30(4): 1887–1906. DOI: 10.1109/TPEL.2014.2329859.
[15] F. Gao, P. Loh, F. Blaabjerg, and D. Vilathgamuwa, (2009) “Performance evaluation of three-level Z-source inverters under semiconductor-failure conditions" IEEE Transactions on Industry Applications 45(3): 971–981. DOI: 10.1109/TIA.2009.2018979.
[16] P. Madasamy, R. Verma, A. Rameshbabu, A. Murugesan, R. Umamageswari, J. Munda, C. Bharatiraja, and L. Mihet-Popa, (2021) “Neutral point clamped transformer-less multilevel converter for grid-connected photovoltaic system" Electronics (Switzerland) 10(8): DOI: 10.3390/electronics10080977.
[17] C. Bharatiraja, S. Jeevananthan, and J. Munda, (2018) “A timing correction algorithm-based extended SVM for three-level neutral-point-clamped MLI in over modulation zone" IEEE Journal of Emerging and Selected Topics in Power Electronics 6(1): 233–245. DOI: 10.1109/JESTPE.2017.2723518.
[18] D.-W. Kang, Y.-H. Lee, B.-S. Suh, C.-H. Choi, and D.-S. Hyun. “A carrierwave-based SVPWM using phase-voltage redundancies for multilevel H-bridge inverter”. In: IECON’99. Conference Proceedings. 25th Annual Conference of the IEEE Industrial Electronics Society (Cat. No. 99CH37029). 1. IEEE. 1999, 324–329.
[19] C. Bharatiraja, S. Jeevananthan, R. Latha, and V. Mohan, (2016) “Vector selection approach-based hexagonal hysteresis space vector current controller for a three phase diode clamped MLI with capacitor voltage balancing" IET Power Electronics 9(7): 1350–1361. DOI: 10.1049/ietpel.2015.0184.
[20] V. Jayakumar, B. Chokkalingam, and J. Munda, (2021) “A comprehensive review on space vector modulation techniques for neutral point clamped multi-level inverters" IEEE Access 9: 112104–112144. DOI: 10.1109/ACCESS.2021.3100346.
[21] C. Bharatiraja, R. Selvaraj, T. Chelliah, J. Munda, M. Tariq, and A. Maswood, (2018) “Design and Implementation of Fourth Arm for Elimination of Bearing Current in NPC-MLI-Fed Induction Motor Drive" IEEE Transactions on Industry Applications 54(1): 745–754. DOI:10.1109/TIA.2017.2759204.
[22] B. Chokkalingam, M. Bhaskar, S. Padmanaban, V. Ramachandaramurthy, and A. Iqbal, (2019) “Investigations of multi-carrier pulse width modulation schemes for diode free neutral point clamped multilevel inverters" Journal of Power Electronics 19(3): 702–713. DOI: 10.6113/JPE.2019.19.3.702.
[23] B. Chokkalingham, S. Padmanaban, and F. Blaabjerg, (2018) “Investigation and Comparative Analysis of Advanced PWM Techniques for Three-Phase Three-Level NPC-MLI Drives" Electric Power Components and Systems 46(3): 258–269. DOI: 10.1080/15325008.2018.1445142.
[24] C. Bharatiraja, S. Jeevananthan, J. Munda, and R. Latha, (2016) “Improved SVPWM vector selection approaches in OVM region to reduce common-mode voltage for three-level neutral point clamped inverter" International Journal of Electrical Power and Energy Systems 79: 285–297.
[25] C. Bharatiraja, J. Munda, N. Sriramsai, and T. Sai Navaneesh, (2016) “Investigation of the common mode voltage for a neutral-point-clamped multilevel inverter drive and its innovative elimination through SVPWM switching-state redundancy" International Journal of Power Electronics and Drive Systems 7(3): 886–894. DOI: 10.11591/ijpeds.v7i3.9883.
[26] C. Bharatiraja, J. Munda, N. Sriramsai, and T. Sai Navaneesh, (2016) “Investigation of the common mode voltage for a neutral-point-clamped multilevel inverter drive and its innovative elimination through SVPWM switching-state redundancy" International Journal of Power Electronics and Drive Systems 7(3): 886–894. DOI: 10.11591/ijpeds.v7i3.9883.
[27] S. Pan, S. Pan, J. Pan, and Z. Tian, (2012) “A Shifted SVPWM Method to Control DC-Link Resonant Inverters and Its FPGA Realization" IEEE Transactions on Industrial Electronics 59(9): 3383–3391. DOI: 10.1109/TIE.2011.2173891.
[28] O. Husev, F. Blaabjerg, C. Roncero-Clemente, E. Romero-Cadaval, D. Vinnikov, Y. P. Siwakoti, and R. Strzelecki, (2016) “Comparison of impedance-source networks for two and multilevel buck–boost inverter applications" IEEE Transactions on Power Electronics 31(11): 7564–7579.
[29] X. Xing, C. Zhang, A. Chen, J. He, W. Wang, and C. Du, (2015) “Space-vector-modulated method for boosting and neutral voltage balancing in Z-source three-level T-type inverter" IEEE Transactions on Industry Applications 2015: 1621–1631. DOI: 10.1109/TIA.2015.2490142.
[30] M. Aly, N. Mayorga, and A. Llor. “A Simplified SVPWM Method for Neutral Point Voltage Control and Common Mode Voltage Reduction in Three-Level qZS T-type PV Inverters”. In: 2020-February. 2020, 1015–1020. DOI: 10.1109/ICIT45562.2020.9067262.
[31] N. Mayorga, C. Roncero-Clemente, A. Llor, and O. Husev, (2021) “A Simple Space Vector Modulation Method with DC-Link Voltage Balancing and Reduced Common-Mode Voltage Strategy for a Three-Level T-Type Quasi-Z Source Inverter" IEEE Access 9: 82747–82760. DOI: 10.1109/ACCESS.2021.3087035.