Zhao-Wei Wang This email address is being protected from spambots. You need JavaScript enabled to view it.1, Man-Gui Liang1 , Wen-Kang Jia2 and Yaw-Chung Chen2

1Institute of Information Science, Beijing Jiaotong University, Beijing, P.R. China
2Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan 300, R.O.C.


 

Received: December 17, 2010
Accepted: January 6, 2011
Publication Date: September 1, 2011

Download Citation: ||https://doi.org/10.6180/jase.2011.14.3.03  


ABSTRACT


Internet is becoming a global information infrastructure nowadays. To cope with ever-increasing traffic demands in transport networks, increasing transmission bit rate, processing speed, and switching capacity will lead to increased power consumption of network nodes which is restricting the scalability of networks. The bottleneck of high performance IP network is the operation of switching; most power-consuming part in switching is the subsystem for data processing, table lookup and packet forwarding. There are some obviously drawback at the process of forwarding packet in conventional IP and MPLS networking architecture. In this paper, we provide an innovative concept, Vector Address Switching (VAS) scheme, to support a high performance, energy-effective IP networks and/or Internet. Similar with MPLS, a label based on source routing information is introduced to IP packets for fast interconnection purpose rather than an option as source-route in conventional IP framework; this architecture requires no table lookup, label packets will fast forwarded upon self-routing, the only operation of switch nodes is to strip off part of label. As a result, the price and energy consumption of a switch/router can be evidently cut down. The significant performance improvement of our works is proven in mathematical analysis and simulation.


Keywords: VAS, IP Forwarding, MPLS Forwarding, Label Switching


REFERENCES


  1. [1] Roberts, L. G., “Beyond Moore’s Law: Internet Growth Trends,” IEEE Computer. Mag, Vol. 33, pp. 117 119 (2000).
  2. [2] Yoon, H. S., “A Large-Scale ATM Switch: Analysis, Simulation and Implementation,” IEEE 1st IEEE International Conference on ATM, ICATM-98, pp. 459 464 (1998).
  3. [3] McDysan, D., QoS & Traffic Management in IP & ATM Networks, McGraw-Hill Companies, Inc (2000).
  4. [4] Davie, B. and Rekhter, Y., MPLS  Technology and Applications, Morgan Kaufmann Publishers (2000).
  5. [5] Aleksic, S., “Analysis of Power Consumption in Future High-Capacity Network Nodes,” Journal of Optical Communications and Networking, Vol. 1, pp. 245 258 (2000).
  6. [6] Epps, G., Tsiang, D. and Boures, T., “System Power Challenges,” presented at Cisco Routing Research Seminar (2006).
  7. [7] IEEE 802-2001, IEEE Standard for Local and Metropolitan Area Networks: Overview and Architecture (2001).
  8. [8] Molinero-Fernadenz, P., McKeown, N. and Zhang, H., “Is IP Going to Take over the World (of Communications)?” in Proc. Princeton, New Jersey, USA (2002).
  9. [9] Doeringer, W., Karjoth, G. and Nassehi, M., “Routing on Longest-Matching Prefixes,” IEEE/ACM Transaction on Networking, Vol. 4, pp. 86 97 (1996).
  10. [10] Gupta, P., Lin, S. and McKeown, N., “Routing Lookups in Hardware at Memory Access Speeds,” Proc. IEEE INFOCOM’ 98, San Francisco, California, Vol. 3, pp. 1240 1247 (1998).
  11. [11] Liu, D. and Svensson, C., “Power Consumption Estimation in CMOS VLSI Chips,” IEEE J. Solid State Circuits, Vol. 29, pp. 663 670 (1994).