Fun Ye1, Jen-Shiun Chiang This email address is being protected from spambots. You need JavaScript enabled to view it.1, Chun-Wen Chen1 and Yu-Chen Sung1

1Department of Electrical Engineering Tamkang University Tamsui, Taiwan 251, R.O.C.


 

Received: March 22, 2004
Accepted: May 21, 2004
Publication Date: September 1, 2004

Download Citation: ||https://doi.org/10.6180/jase.2004.7.3.09  


ABSTRACT


This work presents a dynamic gate bias circuit for bias control to maximize power added efficiency based on the class-A two-stage power amplifier. The proposed circuits are composed of two NMOS transistors, a capacitor for coupling RF input signal, and four resistors for bias. The circuit is implemented by means of the bias control at the two-stage power amplifier to improve the overall power added efficiency and delivers 22dBm output power at 2.4 GHz. The circuit can improve power efficiency and linearity for small RF signals. The simulation indicates that the efficiency is improved more than 100%, and at 0 dBm the input signal has 515dB of IMD3 improvement compared with that without dynamic bias circuit. The output power of 22dBm at the output stage can be applied to the transceivers of IEEE 802.11b and Bluetooth applications [8].


Keywords: CMOS, Dynamic Bias Circuits, Linearity, Power Added Efficiency, Power Amplifier, RF.


REFERENCES


  1. [1] Hanington, G., Chen, P. F., Itoh, T. and Sbeck, P. A., “Microwave Power Amplifier Efficiency Improvement with a 10 MHz HBT DC-DC Converter,” 1998 IEEE International Microwave Symposium Digest MTT-S, Vol. 2, pp. 589592 (1998).
  2. [2] Ranjan, M., Koo, K. H., Hanington, G., Fallesen, C. and Sbeck, P. A., “Microwave Power Amplifiers with Digitally-controlled Power Supply Voltage for High Efficiency and High Linearity,” 2000 IEEE International Microwave Symposium Digest MTT-S, Vol. 1, pp. 493496 (2000).
  3. [3] Shin, S. and Lee, S., “An Adaptive Bias Circuits for High Efficiency Power Amplifier,” TENCON 2000, Vol. 2, pp. 3032 (2000).
  4. [4] Yang, K., East, J. R. and Haddad, G. I., “High-efficiency Class-A Power Amplifiers with a Dual-bias-control Scheme,” 1998 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, pp. 113118, (1998).
  5. [5] Tang, K., Haddad, G. I. and East, J. R., “Automatic Control of Efficiency and Linearity in Power Amplifiers for Low-Power Wireless,” IEEE Transactions on Communications Microwave Theory and Techniques, Vol. 47, pp. 14261432 (1999).
  6. [6] Cardarilli, G. and Ferri, G., “CMOS Adaptive Biasing Circuits for Low-power Applications,” 21st International Conference on Microelectronics, Vol. 2, pp. 747750 (1997).
  7. [7] Ferri, G., “Low-voltage Low-power Adaptive Biased High-efficiency Integrated Amplifiers,” The 8th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2001, Vol. 3, pp. 15291532 (2001).
  8. [8] Philips Semiconductors SA2411 Datasheet, “+20dBm Single Chip Liner Amplifier for WLAN”.