Voltage- and Current-Modes Sinusoidal Oscillator Using a Single Differential Voltage Current Conveyor

Hung-Chun Chien

Department of Electronic Engineering, Jinwen University of Science and Technology, New Taipei City, Taiwan 231, R.O.C.

Abstract

This paper presents a new sinusoidal oscillator using a single differential voltage current conveyor (DVCC) and five passive components. The proposed oscillator concurrently provides voltage output and current output, and can independently control the oscillation condition without affecting oscillation frequency. The proposed circuit has a dual-mode (i.e., voltage and current modes) operation property, including low active and passive sensitivities, as well as a desirable total harmonic distortion (THD). This study first introduces the DVCC device and the proposed oscillator circuit, and thereafter presents the non-ideal effects and the results of the sensitivity study of the proposed circuit. This study conducted simulations for the proposed circuit using HSPICE, and used commercial ICs and discrete components for circuit implementation and testing to verify its feasibility. Computer simulations and experimental results confirmed the validity of theoretical analysis.

Key Words: Active RC Circuit Design, Current-Mode Circuit, Differential Voltage Current Conveyor, Sinusoidal Oscillator

1. Introduction

A sinusoidal oscillator is an important basic component, which has numerous applications in communication modules, instrumentation and measurement equipment, power conversion control circuits, power amplifier controller designs, and medical circuit systems. In early active RC circuit designs, sinusoidal oscillators were easily constructed by combining operational amplifiers (OPAs) with a few external passive components; these established circuit topologies have been widely used for a long time [1]. Since the concept of currentmode analog circuit signal-processing technology was introduced, it has become an important circuit design type for analog circuit designers because of its high performance, versatile function, and simple implementation [2]. In 1968, Smith and Sedra introduced the first current-mode active device — the current conveyor [3]. Since that point, many active devices have been developed and have been used for various applications [4-9]. In addition to the conventional method of using OPAs to construct sinusoidal oscillators, previous studies have proposed several implementations for sinusoidal oscillators using various types of active devices [10-15]. In 1989, Pal first introduced the differential voltage current conveyor (DVCC) device and reported the construction of a few DVCC-based application circuits [16]. This device in CMOS implementation has been developed and realized next by Elwan and Soliman [17]. Subsequently, several newest CMOS circuit implementations of DVCC were reported in [18-20]. To date, DVCC devices have been used in numerous electronic circuit designs, such as active filters, quadrature oscillators, monostable multivibrators, pulse width modulator, and square/triangular waveform generators [21-24]. In addition, previous studies have presented several implementations for sinu-

^{*}Corresponding author. E-mail: hcchien@just.edu.tw

soidal oscillators using DVCC [25-28]. A circuit topology operated in voltage-mode was created using a single DVCC combined with two resistors and two capacitors [26]. This circuit was the first reported voltage-mode sinusoidal oscillator using DVCC. Another study presented a current-mode design that used a single DVCC and five additional passive components [25]; however, only three passive components were grounded for the circuit. This circuit represented the first study on using a DVCC to realize a current-mode sinusoidal oscillator. Another study revealed an improved topology that reduced the number of passive components [27]. This circuit was composed of a DVCC combined with two floating resistors and two grounded capacitors, and is a simpler circuit topology compared to existing topologies that operate in current-mode. In 2007, Kumar, Keskin, and Pal proposed DVCC-based dual-mode sinusoidal oscillators [28]. Each circuit was constructed using two DVCCs and five passive components. To the best of our knowledge, this was the first dual-mode sinusoidal oscillator to use DVCC. However, these circuits require a greater number of active devices. Although DVCCbased sinusoidal oscillators have been discussed in previous studies, existing topologies use complementary current output terminals (Z+ and Z- terminals) for the DVCC (Except for one that uses voltage-mode [26]). These oscillators require a more complex internal circuit realization for the DVCC (i.e., they require excessive numbers of transistors to perform the function of the Zterminal). No study has attempted to use single DVCC to construct dual-mode sinusoidal oscillators. This study presents a feasible scheme to satisfy this need. The proposed circuit uses a DVCC and five passive components, and can simultaneously operate under voltage and current modes. The rest of this paper is arranged as follows: section 2 introduces the active device DVCC and presents the proposed sinusoidal oscillator and the related governing equations. Section 3 introduces the non-idealities issues and the sensitivity study on the proposed circuit. Section 4 provides a viable design procedure for the oscillation condition and the oscillation frequency for the proposed oscillator, thereafter demonstrating the effectiveness of the circuit by presenting simulation and experimental results. Finally, section 5 offers a conclusion.

2. The Proposed Voltage and Current Modes Sinusoidal Oscillator

The DVCC is currently a popular active device in analog circuit designs because it can operate in both differential and non-differential signal-processing modes. Therefore, a DVCC device provides flexibility and enables various circuit implementations [21-28]. The circuit symbol for a DVCC used in this paper is shown in Figure 1, and includes two high-impedance voltage input terminals (Y₁ and Y₂), one low-impedance current output terminal (X), and two high-impedance current output terminals (Z+). The terminal relationships of an ideal DVCC are defined in (1), where the X terminal voltage follows the voltage difference of terminals Y_1 and Y_2 , the current flow into the Y1 and Y2 terminals is zero, and the current flow out of terminal X is conveyed to terminal Z+ with the same flow direction. An ideal DVCC exhibits zero input impedance at terminal X and infinite resistances at both Y terminals, as well as at the Z+ terminals.

Although previous studies have presented several implementations of CMOS DVCC [17–20], a compact CMOS DVCC is shown in Figure 2, which was obtained by modifying the circuit presented in [29]. This circuit



Figure 1. Circuit symbol of a DVCC.



Figure 2. A compact CMOS implementation of the DVCC.

was composed of a voltage difference circuit (M_1-M_7) and a current duplicate circuit (M_8-M_9) to perform the functions of the X terminal voltage follows the voltage difference of input terminals Y_1 and Y_2 , and the current that flowed out of terminal X was replicated to the Z+ terminals, respectively. In this circuit, the substrate terminals of all PMOS and NMOS transistors are connected to positive and negative supply voltages, respectively. It makes the operation of the circuit insensitive to the threshold voltage variation caused by the body effects.

A DVCC can also be implemented using commercially available ICs. Figure 3 shows a DVCC device constructed with AD844AN ICs [23]. The AD844AN ICs had the following properties: the inverting and noninverting input terminals exhibited an inherent virtual short property, and the current into the inverting terminal was replicated to terminal T_z [30]. In this manner, the non-inverting input terminals of the first and second AD844ANs were used to simulate the two high-impedance inputs (Y_1 and Y_2) of a DVCC, as shown in Figure 1. To produce a terminal voltage V_X proportional to the difference of the Y_1 and Y_2 voltages, the resistor R_a was placed between the inverting input terminals of the first and second AD844ANs, and then the grounded resistor R_b was used to connect the T_z terminal of the first AD844AN and the non-inverting input terminal of the third AD844AN. The fourth and fifth AD844ANs and resistors R_c , R_d , and R_e performed the function of output currents I_{Z1} and I_{Z2} , respectively. The resulting expressions of the related currents are included in Figure 3. Referring to Figure 3, the relationships among these voltages and currents were determined using (2).

$$\begin{bmatrix} V_{X} \\ I_{Y1} \\ I_{Y2} \\ I_{Z1} \\ I_{Z2} \end{bmatrix} = \begin{bmatrix} 0 & R_{b} / R_{a} & -R_{b} / R_{a} & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ R_{c} / R_{d} & 0 & 0 & 0 \\ R_{c} / R_{e} & 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} I_{X} \\ V_{Y1} \\ V_{Y2} \\ V_{Z1} \\ V_{Z2} \end{bmatrix}$$
(2)

Therefore, if the conditions $R_a = R_b$ and $R_c = R_d = R_e$ are settled, the terminal behavior of the applied DVCC (Figure 3) is nearly ideal. Because the AD844AN IC is widely used to implement various electronic circuits, the realization shown in Figure 3 provides a viable manner to implement a DVCC, which is currently commercially unavailable. Figure 4 shows the circuit diagram of the proposed sinusoidal oscillator, which is composed of a single DVCC and five passive components (only one had a float-



Figure 3. DVCC constructed using commercially available ICs.

ing connection). Assuming an ideal DVCC characterized by (1) and executing a routine circuit analysis yielded the characteristic equation of the circuit expressed in (3), the oscillation condition and oscillation frequency of the circuit were determined in (4) and (5), respectively.

$$S^{2}R_{1}R_{2}C_{1}C_{2} + S(R_{1}C_{2} + R_{2}C_{1} + R_{1}C_{1} - \frac{R_{1}R_{2}}{2R_{3}}C_{1}) + 1 = 0$$
(3)

$$R_{3} = \frac{R_{2}}{2\left(1 + \frac{R_{2}}{R_{1}} + \frac{C_{2}}{C_{1}}\right)}$$
(4)

$$\omega_{o} = 2\pi f_{o} = \sqrt{\frac{1}{R_1 R_2 C_1 C_2}}$$
(5)

Equations (4) and (5) show that the oscillation condition is independently controlled by the resistor R_3 without affecting the oscillation frequency. Section 4 presents a feasible design procedure of the oscillation condition and oscillation frequency for the presented circuit. Compared to the circuits reported in [28], the proposed topology uses fewer active devices to realize a dual-mode sinusoidal oscillator. Another feature is that the DVCC device that appeared in the circuit (Figure 4) only requires current output terminals (Z+) rather than uses complementary current output terminals (Z+ and Z- terminals). Thus, for the proposed circuit, the internal circuit of a CMOS DVCC is simpler than the previous designs [25] and [27,28], which adopts the DVCC



Figure 4. DVCC-based voltage and current modes sinusoidal oscillator.

with both the Z+ and Z- terminals. Because of the proposed dual-mode operation featured in the sinusoidal oscillator in conjunction with its simplicity, this circuit could be expected to find wide applications in communication, instrumentation, measurement, control, and power systems.

3. Effect of Non-Idealities and Sensitivity Study

This section presents several non-ideal issues to determine the influences of non-ideal effects on the proposed circuit (Figure 4). A practical DVCC can be considered an ideal DVCC with finite parasitic resistances and non-ideal voltage and current transfer gains. Figure 5 shows the non-ideal circuit model of a DVCC with parasitic resistances. In Figure 5, terminal X' exhibits a low-value parasitic series resistance R_x (in the range of several ohms), whereas terminals Y1', Y2', and Z+' reveal high-value parasitic parallel impedances R_v and R_z , respectively (in the range of a few mega-ohms). By examining the effects of the parasitic resistances $(R_x, R_y, and R_z)$, as well as the non-ideal voltage and current transfer gains, the terminal relationships of the non-ideal DVCC (Figure 5) can be determined in (6).

$$\begin{bmatrix} \mathbf{V}_{\mathbf{X}} \\ \mathbf{I}_{\mathbf{Y}1} \\ \mathbf{I}_{\mathbf{Y}2} \\ \mathbf{I}_{\mathbf{Z}1} \\ \mathbf{I}_{\mathbf{Z}2} \end{bmatrix} = \begin{bmatrix} -\mathbf{R}_{\mathbf{x}} & \alpha & -\alpha & 0 & 0 \\ 0 & 1/\mathbf{R}_{\mathbf{y}} & 0 & 0 & 0 \\ 0 & 0 & 1/\mathbf{R}_{\mathbf{y}} & 0 & 0 \\ \beta & 0 & 0 & -1/\mathbf{R}_{\mathbf{z}} & 0 \\ \beta & 0 & 0 & 0 & -1/\mathbf{R}_{\mathbf{z}} \end{bmatrix} \begin{bmatrix} \mathbf{I}_{\mathbf{X}} \\ \mathbf{V}_{\mathbf{Y}1} \\ \mathbf{V}_{\mathbf{Y}2} \\ \mathbf{V}_{\mathbf{Z}1} \\ \mathbf{V}_{\mathbf{Z}2} \end{bmatrix}$$
(6)





Figure 5. Non-ideal circuit model of the DVCC.

from the Y' terminals to the X' terminal of the DVCC, and β represents the non-ideal current transfer gain from the X' terminal to the Z+' terminal of the DVCC. The standard values of the non-ideal voltage and current transfer gains ranged from approximately 0.8 to 0.9 and had an ideal value of 1. Following the application of the non-ideal circuit characteristic expressed in (6) to the proposed circuit (Figure 4), tedious analyses led to the modified characteristic equation expressed in (7). The modified oscillation condition was determined in (8), whereas the oscillation frequency had the same formula expressed in (5).

$$S^{2}R_{1}R_{2}C_{1}C_{2} + S(R_{1}C_{1} + R_{2}C_{1} - \frac{\alpha\beta R_{1}R_{2}}{(1+\alpha)R_{3}}C_{1} + R_{1}C_{2}) + 1 = 0$$

$$R_{3} = \frac{\alpha \beta R_{2}}{\left(-\frac{R_{2}}{2} - \frac{\alpha \beta R_{2}}{2} \right)}$$
(8)

$$\frac{R_{3} - \frac{1}{(1+\alpha)\left(1 + \frac{R_{2}}{R_{1}} + \frac{C_{2}}{C_{1}}\right)}}{(1+\alpha)\left(1 + \frac{R_{2}}{R_{1}} + \frac{C_{2}}{C_{1}}\right)}$$
(8)

In (7) and (8), the following conditions were applied: $R_z \gg R_2$, $R_y \gg R_1$, $R_y \gg R_3$, $R_1 \gg R_x$, $R_z \gg 1$, and R_y $\gg 1$. To negate these parasitic effects on the proposed circuit (Figure 4), suitable values of R_1 , R_2 , and R_3 ranged from several hundred ohms to several tens of kilo ohms. Equation (8) shows that the non-ideal voltage and the current transfer gains influenced the oscillation condition. However, this problem was overcome by slightly retuning the value of R_3 to start the oscillation process. Using (5), the active and passive sensitivities of the proposed circuit were derived by (9).

$$S_{R_{1}}^{\omega_{o}} = S_{R_{2}}^{\omega_{o}} = S_{C_{1}}^{\omega_{o}} = S_{C_{2}}^{\omega_{o}} = -\frac{1}{2}$$

$$S_{R_{x}}^{\omega_{o}} = S_{R_{y}}^{\omega_{o}} = S_{R_{z}}^{\omega_{o}} = S_{\alpha}^{\omega_{o}} = S_{\beta}^{\omega_{o}} = 0$$
(9)

Equation (9) shows that all active and passive sensitivities were lower than the unity in magnitude. Therefore, $R_z \gg R_2$, $R_y \gg R_1$, $R_y \gg R_3$, $R_1 \gg R_x$, $R_z \gg 1$, and $R_y \gg 1$ conditions must be satisfied in the design procedures to minimize the influence of the non-ideal effects and sensitivities factors on the proposed circuit.

4. Design Procedures and Experimental Results

This study presents a number of simulation and experimental examples to demonstrate the validity of the theoretical analysis. The proposed circuit (Figure 4) was simulated with HSPICE computer simulation using the implementation of CMOS DVCC shown in Figure 2. The transistor model parameters were taken from a TSMC 0.35 μ m CMOS parameter process with supply voltages V_{DD} = -V_{DD} = 2.5 V and bias currents I_{B1} = I_{B2} = I_{B3} = I_{B4} = I_{B5} = 50 µA. The aspect ratios of the MOS transistors were designed as follows: $(W/L)_{M1-M4} = 5.65/3.5$, $(W/L)_{M5-M6} =$ 200/10, and (W/L) $_{M7-M9} = 22.5/2.2$. Commercially available ICs (AD844ANs) and discrete passive components were used to construct the prototype circuit of the proposed circuit (Figure 4) to conduct experimental tests. All experiments were performed at supply voltages of ± 5 V with $R_a = R_b = R_c = R_d = R_e = 1 \text{ k}\Omega$. A feasible design procedure of the oscillation condition and the oscillation frequency for the proposed oscillator was arranged as follows: first, $R_1 = R_2$ and $C_1 = C_2$ were assigned. Thereafter, the appropriate values for C_1 and C_2 were selected, and an oscillation frequency was specified. Therefore, the values of R_1 and R_2 can be determined using (5). Subsequently, R_3 was calculated using (4). To serve as an example, a circuit was designed with an oscillation frequency of $f_0 = 100$ kHz with component values of $R_1 = R_2 = 1.59 \text{ k}\Omega$ and $C_1 =$ $C_2 = 1$ nF. In actuality, the value of R_3 was designed slightly smaller than the theoretical value ($R_3 = 0.26 \text{ k}\Omega$). It was necessary to change the value of $R_3 = 0.21 \text{ k}\Omega$ to start the oscillations. This slight deviation was caused by the non-ideal voltage and current transfer gains, which were similar to those anticipated by (8). The simulation results of the time waveform for the output V_0 are shown in Figure 6a. The oscillation frequency for the waveform shown in Figure 6a was measured as $f_0 = 96.15$ kHz. Figure 6b shows the simulation results of the frequency spectrum for the output Vo. The percentage of the total harmonic distortion (THD%) was determined as 3.27%. Figure 7 shows the simulation results for the output I_0 with time at a frequency of $f_0 = 96.15$ kHz; its frequency spectrum exhibited a total harmonic distortion of 3.76%. In practice, the maximum and minimum amplitude swings



Figure 6. Simulation results of the voltage output V_o for the circuit (Figure 4): (a) output waveform in the steady state and (b) its frequency spectrum.

for the output waveforms are limited by the feasible operating supply voltages of the CMOS DVCC circuit (Figure 2). For the circuit (Figure 2), the feasible operating supply voltages range from $\pm V_{DD} = \pm 1.5$ V to ± 2.5 V. To attain the lowest and highest applicable operating frequency of the proposed circuit, a fastest way is to employ different



Figure 7. Simulation results of the current output I_o for the circuit (Figure 4): (a) output waveform in the steady state and (b) its frequency spectrum.

capacitance values. By adopting $R_1 = R_2 = 1.59 \text{ k}\Omega$, $R_3 = 0.21 \text{ k}\Omega$, and $C_1 = C_2 = 0.13 \text{ nF}$, Figure 8 shows the simulation results for the voltage and current output waveforms of the proposed circuit in the steady state with $f_0 = 775.19 \text{ kHz}$. The highest frequency of the proposed oscillator was only demonstrated at approximated several hundred of kHz. With regard to the lowest frequency opera-



Figure 8. Simulation results of the highest applicable oscillations of the circuit (Figure 4).



Figure 9. Simulation results of the lowest applicable oscillations of the circuit (Figure 4).

tion, an experimental test with values $R_1 = R_2 = 1.59 \text{ k}\Omega$, $R_3 = 0.21 \text{ k}\Omega$, and $C_1 = C_2 = 1 \text{ F}$ was executed to explore this characteristic. Figure 9 shows the test results for the lowest frequency of oscillation with $f_0 = 0.1 \text{ mHz}$. It was concluded that the oscillation frequency of the proposed sinusoidal oscillator (Figure 4) operated in a wide frequency range.

Regarding the experimental tests for the proposed circuit, the following component values were determined based on the design procedures $R_1 = R_2 = 1.59 \text{ k}\Omega$, $C_1 = C_2$ = 1 nF, and $R_3 = 0.23 \text{ k}\Omega$. As mentioned, R_3 was designed to be smaller than the theoretical value to ensure that oscillation occurred. The oscillations were built up in steady-state waveforms, and Figures 10a and 11a show the experimental results of the corresponding output waveforms for the voltage and current outputs, respectively. Experimental results showed an oscillation frequency of $f_0 = 96.47$ kHz. The output frequency spectra of Vo and Io are shown in Figures 10b and 11b, respectively. The total harmonic distortion for the voltage output was 3.33%, and the total harmonic distortion for the current output was 4.02%. These results verify that the experimental tests were in good agreement with the theoretical analyses, suggesting that the proposed oscillator can be implemented using commercially available ICs or CMOS technology.

5. Conclusion

This study presented a novel voltage- and current-



Figure 10. Experimental results of the corresponding output waveforms for the circuit (Figure 4): (a) Voltage output waveform and (b) Its frequency spectrum.



Figure 11. Experimental results of the corresponding output waveforms for the circuit (Figure 4): (a) Current output waveform and (b) Its frequency spectrum.

modes sinusoidal oscillator that was constructed using a single DVCC and five passive components. In addition, this study presented a description of the related governing equations of the proposed oscillator and the nonideal effects on the circuit. HSPICE simulations with a TSMC 0.35 μ m CMOS parameter process, as well as experimental tests applied to commercially available ICs, confirmed the feasibility of the proposed circuit. Because the proposed oscillator has a simple circuit topology and provides dual-modes of operation, this circuit could have a wide variety of applications in the future, such as in instrumentation, measurement, power, and communication systems.

Acknowledgements

The author is thankful to the Chief editor and anonymous reviewers for their valuable comments and helpful suggestions, which substantially improved the quality of the manuscript.

References

- [1] Gonzalez, G., *Foundations of Oscillator Circuit Design*, Artech House Publishers (2007).
- [2] Toumazou, C., Lidegy, F. J. and Haigh, D., Analog IC Design: The Current-Mode Approach, Peter Peregrinus Press, U.K. (1990).
- [3] Smith, K. C., Sedra, A. S., "The Current Conveyor: A New Circuit Building Block," *Proc. IEEE*, pp. 1368– 1369 (1968). <u>doi: 10.1109/PROC.1968.6591</u>
- [4] Ferri, G., Stornelli, V. and Celeste, A., "Integrated Rail-To-Rail Low-Voltage Low-Power Enhanced Dc-Gain Fully Differential Operational Transconductance Amplifier," *ETRI Journal*, Vol. 29, No. 6, pp. 785–793 (2007). doi: 10.4218/etrij.07.0107.0172
- [5] Hwung, Y. S., Liu, W. H., Tu, S. H. and Chen, J. J., "New Building Block: Multiplication-Mode Current Conveyor," *IET Proc.-Circuits Devices Syst.*, Vol. 3, No. 1, pp. 41–48 (2009). doi: 10.1049/iet-cds:2008 0156
- [6] Samiotis, P. and Psychalinos, C., "Design of Filters with Only Grounded Passive Elements Using Differential Voltage Current Feedback Operational Amplifiers," *Journal of Circuits, Systems and Computers*, Vol. 19, No. 3, pp. 573–580 (2010). <u>doi: 10.1142/</u> <u>S021812661000630X</u>
- [7] Prommee, P. and Somdunyakanok, M., "CMOS-Based Current-Controlled DDCC and its Applications to Capacitance Multiplier and Universal Filter," *AEU-International Journal of Electronics and Communications*, Vol. 65, No. 1, pp. 1–8 (2011). <u>doi: 10.1016/j.aeue.</u> <u>2009.12.002</u>
- [8] Kacar, F., Yesil, A. and Noori, A., "New CMOS Realization of Voltage Differencing Buffered Amplifier and its Biquad Filter Applications," *Radioengineering*, Vol. 21, No. 1, pp. 333–339 (2012).

- [9] Ayten, U. E., Sagbas, M., Herencsar, N. and Koton, J., "Novel Floating General Element Simulators Using CBTA," *Radioengineering*, Vol. 21, No. 1, pp. 11–19 (2012).
- [10] Singh, V. K., Sharma, R. K., Bhaskar, D. R. and Senani, R., "Two New Canonic Single-CFOA Oscillators with Single Resistor Controls," *IEEE Trans. Circuits Syst. II*, Vol. 52, No. 12, pp. 860–864 (2005). doi: 10.1109/TCSII.2005.853964
- [11] Biolek, D., Keskin, A. U. and Biolkova, V., "Grounded Capacitors Current Mode Single Resistance-Controlled Oscillator Using Single Modified Current Differencing Transconductance Amplifier," *IET Proc.-Circuits Devices Syst.*, Vol. 4, No. 6, pp. 496–502 (2010). <u>doi:</u> <u>10.1049/iet-cds.2009.0330</u>
- [12] Lahiri, A., Jaikla, W. and Siripruchyanun, M., "Voltage-Mode Quadrature Sinusoidal Oscillator with Current Tunable Properties," *Analog Integrated Circuit and Signal Processing*, Vol. 65, No. 2, pp. 321–325 (2010). doi: 10.1007/s10470-010-9488-2
- [13] Lahiri, A., Jaikla, W. and Siripruchyanun, M., "Explicit-Current-Output Second-Order Sinusoidal Oscillators Using Two CFOAs and Grounded Capacitors," *AEU-International Journal of Electronics and Communications*, Vol. 65, No. 7, pp. 669–672 (2011). <u>doi:</u> 10.1016/j.aeue.2010.09.003
- [14] Jin, J. and Wang, C., "Single CDTA-Based Current-Mode Quadrature Oscillator," *AEU-International Journal of Electronics and Communications*, Vol. 66, No. 11, pp. 933–936 (2012). doi: 10.1016/j.aeue.2012.03. 018
- [15] Chien, H. C. and Wang, J. M., "Dual-Mode Resistorless Sinusoidal Oscillator Using Single CCCDTA," *Microelectronics Journal*, Vol. 44, No. 3, pp. 216–224 (2013). doi: 10.1016/j.mejo.2012.12.007
- [16] Pal, K., "Modified Current Conveyors and their Applications," *Microelectronics Journal*, Vol. 20, No. 4, pp. 37–40 (1989). doi: 10.1016/0026-2692(89)90076-1
- [17] Elwan, H. O. and Soliman, A. M., "Novel CMOS Differential Voltage Current Conveyor and its Applications," *IET Proc.-Circuits Devices Syst.*, Vol. 144, No. 3, pp. 195–200 (1997). <u>doi: 10.1049/ip-cds:19971081</u>
- [18] Hu, J., Xu, T., Zhang, W. and Xia, Y., "A CMOS

Rail-to-Rail Differential Voltage Current Conveyor and its Applications," Proceedings 2005 International Conference on Communication, Circuits and Systems, pp. 1079–1083 (2005). <u>doi: 10.1109/ICCCAS.2005.</u> <u>1495292</u>

- [19] Soliman, A. M., "Low Voltage Wide Range CMOS Differential Voltage Current Conveyor and Its Applications," *Contemporary Engineering Sciences*, Vol. 1, No. 3, pp. 105–126 (2008).
- [20] Khateb, F., Khatib, N. and Koton, J., "Novel Low-Voltage Ultra-Low-Power DVCC Based on Floating-Gate Folded Cascode OTA," *Microelectronics Journal*, Vol. 42, No. 8, pp. 1010–1017 (2011). <u>doi:</u> <u>10.1016/j.mejo.2011.05.001</u>
- [21] Chen, H. P., "A Versatile Universal Capacitor-Grounded Voltage-Mode Filter Using DVCCs," *ETRI Journal*, Vol. 29, No. 4, pp. 470–476 (2007). <u>doi:</u> <u>10.4218/etrij.07.0106.0335</u>
- [22] Khan, I. A. and Beg, P., "Fully Differential Sinusoidal Quadrature Oscillator Using CMOS DVCC," International Conference on Communication, Computer, and Power, pp. 196–198 (2009).
- [23] Chien, H. C. and Lo, Y. K., "Design and Implementation of Monostable Multivibrators Employing Differential Voltage Current Conveyors," *Microelectronics Journal*, Vol. 42, No. 10, pp. 1107–1115 (2011). doi: 10.1016/j.mejo.2011.07.005
- [24] Chien, H. C., "Voltage-Controlled Dual Slope Operation Square/Triangular Wave Generator and its Application as a Dual Mode Operation Pulse Width Modulator Employing Differential Voltage Current Conveyors," *Microelectronics Journal*, Vol. 43, No. 12, pp. 962–974 (2012). doi: 10.1016/j.mejo.2012.08.005
- [25] Gupta, S. S. and Senani, R., "Grounded Capacitor Current Mode SRCO: Novel Application of DVCCC," *Electronics Letters*, Vol. 36, No. 3, pp. 195–196 (2000). doi: 10.1049/el:20000240
- [26] Hou, C. L., Chen, Y. T. and Huang, C. C., "The Oscillator Using a Single DVCC," *Tamkang Journal of Science and Engineering*, Vol. 6, No. 3, pp. 183–187 (2003).
- [27] Aggarwal, V., Kilinc, S. and Cam, U., "Minimum Component SRCO and VFO Using a Single DVCCC,"

Analog Integrated Circuit and Signal Processing, Vol. 49, No. 2, pp. 181–185 (2006). <u>doi: 10.1007/s10470-006-9364-2</u>

- [28] Kumar, P., Keskin, A. U. and Pal, K., "DVCC-Based Single Element Controlled Oscillators Using All-Grounded Components and Simultaneous Current-Voltage Mode Outputs," *Frequenz*, Vol. 61, No. 5–6, pp. 141–144 (2007). <u>doi: 10.1515/FREQ.2007.61.</u> <u>5-6.141</u>
- [29] Chiu, W., Liu, S. I., Tsao, H. W. and Chen, J. J., "CMOS Difference Current Conveyors and their Applications," *IET Proc.-Circuits Devices Syst.*, Vol. 143, No. 2, pp. 91–96 (1996). doi: 10.1049/ip-cds: 19960223
- [30] Analog Devices AD844AN data sheet.

Manuscript Received: Oct. 24, 2012 Accepted: Oct. 12, 2013