Nien-Tsu Wang1 and Nam Ling1

1Computer Engineering Dept. Santa Clara University Santa Clara, CA 95053, U.S.A.


 

Received: June 24, 1999
Accepted: November 15, 1999
Publication Date: November 15, 1999

Download Citation: ||https://doi.org/10.6180/jase.1999.2.2.01  


ABSTRACT


In this paper we present an architecture for digital HDTV video decoding based on dual decoding data paths controlled in a block layer synchronization manner and an efficient write-back scheme for anchor pictures. Unlike other decoding approaches such as the slice bar decoding method and the crossing-divided method, this scheme eliminates many problems, such as the memory access contention problem and the enormous extra local memory required. Our simulation shows that with an 81 MHz clock, our architecture uses fewer than the 332-cycle upper bound for MPEG-2 MP@HL real-time decoding for each macroblock.


Keywords: HDTY, Video compression, MPEG-2, DCT


REFERENCES


  1. [1] Aldo, C. and Shen, R., “MPEG-2 Video Decoder for the Digital HDTV Grand Alliance System,” IEEE Trans. on Consumer Electronics, Vol. 41, No. 3, pp. 748-753 (1995).
  2. [2] Heribert, G., “Reducing Memory in MPRG-2 Video Decoder Architecture,” IEEE International Conference on Consumer Electronics, pp. 176-177 (1997).
  3. [3] ISO/ICE 13818-2, Generic Coding of Moving Pictures and Associated Audio Information: Video (1994).
  4. [4] Lee, C. L., “Implementation of Digital HDTV Video Decoder by Multiple Multimedia Video Processors,” IEEE Trans. on Consumer
  5. [5] Lee, C. L., “Parallel Implementation of Motion-Compensation for HDTV Video Decoder,” IEEE Trans. on Consumer Electronics, Vol. 44, No. 2, pp. 251-255 (1998).
  6. [6] Li, J. H. and Ling, N., “An Efficient Video Decoder Design for MPEG-2 MP@ML,” IEEE International Conference on ApplicationSpecific Systems, Architectures and Processors, pp. 509-518 (1997).
  7. [7] Ling, N. and Wang, N. T. and Ho, D. J., “An Efficient Controller Scheme for MPEG-2 Video Decoder,” IEEE Trans. on Consumer Electronics, Vol. 44, No. 2, pp. 451-458, (1998).
  8. [8] Obed, D., “An HDTV Video Coder IC for ATV Receivers,” IEEE Trans. on Consumer Electronics, Vol. 43, No. 3, pp. 628-632 (1997).
  9. [9] Yu, Z., “Design and Implementation of HDTV Source Decoder,” IEEE Trans. on Consumer Electronics, Vol. 44, No. 2, pp. 384-387 (1998).